NEVER thought i would hear this from jeff dean he thinks we can compress chip design from 2 years to 3 months with RL + new EDA tooling essentially just by a specialized auto research loop for hardware!